THE INTEGRATING A/D CONVERTER



Integrating A/D converters have two characteristics in common. First, as the name implies, their output represents the integral or average of an input voltage over a fixed period of time. Compared with techniques which require that the input is "frozen" with a sample-and-hold, the integrating converter will give repeatable results in the presence of high frequency* noise. A second and equally important characteristic is that they use time to quantise the answer, resulting in extremely small nonlinearity errors and no possibility of missing output codes. Furthermore, the integrating converter has very good rejection of frequencies whose periods are an integral multiple of the measurement period. This feature can be used to advantage in reducing line frequency noise, for example, in laboratory instruments. (Fig. 1).




Figure 1: Normal Mode Rejection of dual-slope converter as a function of

In addition, a competitive instrument-quality product should have the following features:

- 1. Single Reference Voltage. This is strictly a convenience to the user, but since many designs are available with single references that contribute negligible error, products requiring dual references are rapidly becoming obsolete.
- 2. Auto Zero. This eliminates one trim-pot and a troublesome calibration step. Furthermore, it allows the manufacturer to use op-amps with up to 10mV offset while still achieving system offsets of only a few
- 3. High Input Impedance. Recently developed monolithic FET technology allows input impedances of 1000 Mohm and leakages of a few pico amps to be achieved fairly readily.

The unique characteristics of the integrating converter have made it the natural choice for panel meters and digital voltmeter applications. For this reason, overall

*relative to the measurement period.

useage of integrating converters exceeds the combined total of all other conversion methods. Furthermore, the availability of low cost one and two chip converters will encourage digitizing at the sensor in applications such as process control. This represents a radical departure from traditional data logging techniques which in the past have relied heavily on the transmission of analog signals. The availability of one chip microprocessor system (with ROM and RAM on chip) will give a further boost to the 'conversion at the sensor' concept by facilitating local data processing. The advantage of local processing is that only essential data, such as significant changes or danger signals, will be transmitted to the central processor.

THE DUAL SLOPE TECHNIQUE - THEORY & PRACTICE

The most popular integrating converter is the "dualslope" type, the basic operating principles of which will be described briefly. However, most of the comments relating to linearity, noise rejection, auto-zero capability, etc., apply to the whole family of integrating designs including charge balancing, triple ramps, and the 101 other techniques that have appeared in the literature. A simplified dual slope converter is shown in Figure 2.




Figure 2: Simplified dual-slope converter.

The conversion takes place in three distinct phases (Fig. 3).




Figure 3: The three phases of a dual-slope conversion.

(408) 996-5000 TWX 910-338-0228




Figure 4: the 7103/8052 A/D Converter pair.

Phase 1, Auto Zero: During auto zero, the errors in the analog components (buffer offset voltages, etc.) will be automatically nulled out by grounding the input and closing a feedback loop such that error information is stored on an "auto-zero" capacitor.

Phase 2, Signal Integrate: The input signal is integrated for a fixed number of clock pulses. For a 3½-digit converter, 1,000 pulses is the usual count; for a 4½-digit converter, 10,000 is typical. On completion of the integration period, the voltage V in Fig. 3 is directly proportional to the input signal.

Phase 3, Reference Integrate: At the beginning of this phase, the integrator input is switched from V_{IN} to V_{REF} . The polarity of the reference is determined during Phase 2 such that the integrator discharges back towards zero. The number of clock pulses counted between the beginning of this cycle and the time when the integrator output passes through zero is a digital measure of the magnitude of V_{IN} .

The beauty of the dual slope technique is that the theoretical accuracy depends only on the absolute value of the reference and the equality of the individual clock pulses within a given conversion cycle. The latter can easily be held to 1 part in 10⁶, so in practical terms the only critical component is the reference. Changes in the value of other components such as the integration capacitor or the comparator input offset voltage have no effect, provided they don't change during an individual conversion cycle. This is in contrast to Successive Approximation converters which rely on matching a whole string of resistor values for quantisation.

In a very real sense the designer is presented with a near perfect system; his job is to avoid introducing additional error sources in turning this text-book circuit into a real piece of hardware.

From the foregoing discussion, it might be assumed that designing a high performance dual-slope converter is as easy as falling off the proverbial log. This is not true, however, because in a practical circuit a host of pitfalls must be avoided. These include the non-ideal character-

istics of FET switches and capacitors, and the switching delay in the zero crossing detector.

ANALYZING THE ERRORS

At this point it is instructive to perform a detailed error analysis of a representative dual slope circuit, Intersil's 8052A/7103A pair. This is a 4½-digit design, where the analog circuitry is on a JFET/bipolar chip (the 8052) and the digital logic and switches on a MOS chip (7103A); the partitioning is shown in Fig. 4. The error analysis which follows relates to this specific pair - however, the principles behind the analysis apply to most integrating converters.

The analog section of the converter is shown in Fig. 5. Typical values are shown for 120KHz clock and 3 measurements/second. Each measurement is divided into three parts. In part 1, the auto-zero FET switches 1, 2 and 3 are closed for 10,000 clock pulses. The reference capacitor is charged to $V_{\mbox{\scriptsize REF}}$ and the auto-zero capacitor is charged to the voltage that makes $dV_{\mbox{\scriptsize dt}}$ of the integrator equal to zero. In each instance the capacitors are charged for 20 or more time-constants such that the voltage across them is only limited by noise.




Figure 5: Analog section of a dual slope converter.

In the second phase, signal integrate, switches 1, 2 and 3 are opened and switch 4 is closed for 10,000 clock pulses. The integrator capacitor will ramp up at a rate that is proportional to $V_{\mbox{IN}}$. In the final phase, de-integrate, switch 4 is opened and, depending on the polarity of the input signal, switch 5 or 6 is closed. In either case the integrator will ramp down at a rate that is proportional to $V_{\mbox{RFF}}$. The

amount of time, or number of clock pulses, required to bring the integrator back to its auto-zero value is 10,000 ($\frac{V_{IN}}{V_{REF}}$). Of course, this is a description of the "ideal" cycle. Errors from this ideal cycle are caused by:

- 1. Capacitor droop due to leakage.
- Capacitor voltage change due to charge "suck-out" (the reverse of charge injection) when the switches turn off.
- 3. Non-linearity of buffer and integrator.
- 4. High-frequency limitations of buffer, integrator and comparator.
- Integrating capacitor non-linearity (dielectric absorption).
- 6. Charge lost by C_{REF} in charging C_{stray} . Each of these errors will be analyzed for its error contribution to the converter.

1. Capacitor droop due to leakage.

Typical leakage (IDoff) of the switches at normal operating voltage is 1 pA each and 2pA at each input of the buffer and integrator op amps. In terms of offset voltage caused by capacitor droop, the effect of the auto-zero and reference capacitors is differential, i.e., there is no offset if they droop an equal amount. A conservative typical effect of droop on offset would be 2pA discharging 1µF for 83 milliseconds (10,000 clock periods), which amounts to an averaged equivalent of .083 µV referred to the input. The effect of the droop on roll-over error (difference between equal positive and negative voltages near full scale) is slightly different. For a negative input voltage, switch 5 is closed for the de-integrate cycle. Thus the reference capacitor and auto-zero capacitor operate differentially for the entire measurement cycle. For a positive voltage, switch 6 is closed and the differential compensation of the reference capacitor is lost during de-integrate. A typical contribution to roll-over error is 3 pA discharging $1\mu F$ capacitor for 166 milliseconds, equivalent to .249 µV when averaged. These numbers are certainly insignificant for room temperature leakages but even at 100°C the contributions should be only 15 μ V and 45 μ V respectively. A roll-over error of 45 μV is less than 0.5 counts on this 20,000 count instrument.

2. Charge "suck-out" when the switches turn-off.

There is no problem in charging the capacitors to the correct value when the switches are on. The problem is getting the switches off without changing this value. As the gate is driven off, the gate-to-drain capacitance of the switch injects a charge on the reference or auto-zero capacitor, changing its value. The net charge injection of switch 3 turning-off can be measured indirectly by noting the offset resulting by using a .01µF auto-zero capacitor instead of 1.0 µ F. For this condition the offset is typically $250\,\mu\text{V}$, and since the signal ramp is a straight line instead of a parabola the main error is due to charge injection rather than leakage. This gives a net injected charge of 2.5 picocouloumbs or an equivalent C_{ad} of 0.16pF. The effect of switches 1, 2, 4, 5 and 6 are more complicated since they depend on timing and some switches are going on while others are going off. A substitution of an .01 μ F capacitor for reference capacitor gives less than 100 µV offset error. Thus, a conservative typical offset error for a 1.0μ F capacitor is 2.5μ V. There is no contribution to rollover error (independent of offset). Also this value does not change significantly with temperature.

3. Non-linearity of buffer and integrator.

In this converter, since the signal and reference are injected at the same point, the gain of the buffer and integrator are not of first-order importance in determining accuracy. This means that the buffer can have a very poor CMRR over the input range and still contribute zero error as long as it is constant, i.e., offset changes linearly with common mode voltage. The first error term is the non-linear component of CMRR. Careful measurement of CMRR on 30 buffers indicated roll-over errors from 5 to 30 μ V. The contribution of integrator non-linearity is less than 1_{μ} V in each case.

4. High frequency limitations of amplifiers.

For a zero input signal, the buffer output will switch from zero to V_{RFF} (1.0 volt) in 0.5 μ seconds with an approximately linear response. The net result is to lose .25 μ seconds of de-integrate period. For a 120KHz clock, this is 3% of a clock pulse or 3 µV. This is not an offset error since the delay is equal for both positive and negative references. The net result is the converter would switch from 0 to 1 at 97 μ V instead of 100 μ V in the ideal case. A much larger source of delay is the comparator which contributes 3 µseconds. At first glance, this sounds absolutely ridiculous compared to the few tens of nanoseconds delay of modern IC comparators. However, they are specified with 2 to 10 mV of overdrive. By the time the 8052A comparator gets 10 mV of overdrive, the integrator will have been through zero-crossing for 20 clock pulses! Actually, the comparator has a 300MHz gain-bandwidth product which is comparable to the best IC's. The problem is that it must operate on 30 µV of overdrive instead of 10 mV. Again, this delay causes no offset error but means the converter switches from 0 to 1 at 60 μ V, from 1 to 2 at 160 μ V, etc. Most users consider this switching at approximately ½ LSB more desirable than the "so-called ideal" case of switching at 100 μ V. If it is important that switching occur at 100 µV, the comparator delay may be compensated by including a small value resistor (\simeq 20 Ω) in series with the integration capacitor. (Further details of this technique are given on page 4 under the heading "Maximum Clock Frequency".) The integrator time delay is less than 200 nsecond and contributes no measureable error.

5. Integrating capacitor dielectric absorption.

Any integrating A/D assumes that the voltage change across the capacitor is exactly proportional to the integral of the current into it. Actually, a very small percentage of this charge is "used up" in rearranging charges within the capacitor and does not appear as a voltage across the capacitor. This is dielectric absorption. Probably the most accurate means of measuring dielectric absorption is to use it in a dual-slope A/D converter with V_{IN}≡V_{REF}. In this mode, the instrument should read 1.0000 independent of other component values. In very careful measurements where zero-crossings were observed in order to extrapolate a fifth digit and all delay errors were calculated out, polypropylene capacitors gave the best results. Their equivalent readings were 0.99998. In the same test polycarbonate capacitors typically read 0.9992, polystrene 0.9997. Thus, polypropylene is an excellent choice since they are not expensive and their increased temperature coefficient is of no consequence in this circuit. The dielectric absorption of the reference and auto-zero capacitors are only important at power-on or

when the circuit is recovering from an overload. Thus, smaller or cheaper capacitors can be used if very accurate readings are not required for the first few seconds of recovery.

6. Charge lost by CREF in charging Cstray.

In addition to leakage and switching charge injection, the reference capacitor has a third method of losing charge and, therefore, voltage. It must charge Cstray as it swings from 0 to VIN to VREF, (Figure 5). However, Cstrav only causes an error for positive inputs. To see why, let's look firstly at the sequence of events which occurs for negative inputs. During auto-zero CREF and Cstrav are both charged through the switches. When the negative signal is applied, CREF and Cstray are in series and act as a capacitance divider. For C_{stray} = 15 pf, the divider ratio is 0.999985. When the positive reference is applied through switch #5, the same divider operates. As mentioned previously, a constant gain network contributes no error and, thus, negative inputs are measured exactly.

For positive inputs, the divider operates as before when switching from auto-zero to VIN, but the negative reference is applied by closing switch #6. The reference capacitor is not used, and therefore the equivalent divider network is 1.0000 instead of .999985. At full scale, this 15 μV/V error gives a 30 μV rollover error with the negative reading being 30 µV too low. Of course for smaller Cstray, the error is proportionally less.

Error analysis of the circuit using typical values shows four types of errors. They are (1) an offset error of $2.5 \mu V$ due to charge injection, (2) a full scale rollover error of 30 μ V due to C_{stray}, (3) a full scale rollover error of 5 to 30μ V due to buffer non-linearity and (4) a delay error of 40 µV for the first count. These numbers are in good agreement with actual results observed for the 8052A/7103A. Due to peak-to-peak noise of 20 µV around zero, it is possible only to say that any offsets are less than 10 µV. Also, the observed rollover error is typically ½ count (50 µV) with the negative reading larger than the positive. Finally, the transition from a reading of 0000 to 0001 occurs at 50 µV. These figures illustrate the very high performance which can be expected from a well designed dual-slope circuit performance figures which can be achieved with no tricky 'tweaking' of component values. Furthermore, the circuit includes desirable convenience features such as autozero, auto-polarity and a single reference.

MAXIMUM CLOCK FREQUENCY

Because of the 3 µS delay in the 8052 comparator, the maximum recommended clock frequency is 160KHz. In the error analysis it was shown that under these conditions half of the first reference integrate period is lost in delay. This means that the meter reading will change from 0 to 1 at 50 μ V, from 1 to 2 at 150 μ V, etc. As was noted earlier, most users consider this transition at midpoint to be desirable. However, if the clock frequency is increased appreciably above 160KHz, the instrument will flash 1 on noise peaks even when the input is shorted. The clock frequency may be extended above 160KHz, however, by using a low value resistor in series with the integration capacitor. The effect of the resistor is to introduce a small pedestal voltage on to the integrator output at the beginning of the reference integrate phase (Fig. 6). By careful selection of the ratio between this




Figure 6: Integrator and comparator outputs for uncompensated (a) and compensated (b) system.

resistor and the integrating resistor (a few tens of ohms in the recommended circuit), the comparator delay can be compensated and the maximum clock frequency extended by approximately a factor of 3. At higher frequencies, ringing and second order breaks will cause significant non-linearities in the first few counts of the instrument.

NOISE

The peak-to-peak noise around zero is approximately 20 μ V (pk-to-pk value not exceeded 95% of the time). Near full scale, this value increases to approximately 40 µV.

Since much of the noise originates in the auto-zero loop, some improvement in noise can be achieved by putting gain in the buffer. Pin 10 of the 8052 brings out the inverting input, so this is easily done. A gain of about 5X is optimum. Too much gain will cause the auto-zero switch to misbehave, because the amplified Vos of the buffer will exceed the switch operating range.

A low-noise version of the analog chip (8052-LN), using Bifet technology, should reduce the noise to about $3 \mu V$ pk-to-pk and even less with some gain in the buffer.

APPLICATIONS CIRCUITS

Individual applications circuits are given in the product data sheets. For reference, they are summarized below:

> 8052/8053 Data Sheet: General circuit for DVM family

16 Bit binary converter

4¾ Digit DVM

4½ Digit DVM (parallel BCD) 4½ Digit DVM (multiplexed display)

8052/7101 Data Sheet:

3½ Digit LCD DPM/DVM 3½ Digit parallel BCD data acquisition system

8052/7103 Data Sheet:

41/2 Digit A/D Converter

Simple 7103 to UART Interface Complex 7103 to UART Interface

IM6100 Microprocessor to 7103 Interface M6800 Microprocessor to 7103 Interface

Intel 8080 Microprocessor to 7103 Interface